														 
This sample project demonstrates memory-to-DAC DMA
data transfers.

Timer 0 is used to trigger the DMA transfers.
Once the transfer has been completed, the DMA channel
is reconfigured and enabled.

By adjusting the POT on the MCB1700 will affect the
delay period between complete transfers.

P1.28 is being toggled by MAT0.0